Kerfless Wafering for Silicon Wafers by Using a Reusable Metal Layer  by Schoenfelder, Stephan et al.
 Energy Procedia  38 ( 2013 )  942 – 949 
1876-6102 © 2013 The Authors. Published by Elsevier Ltd.
Selection and/or peer-review under responsibility of the scientifi c committee of the SiliconPV 2013 conference
doi: 10.1016/j.egypro.2013.07.368 
SiliconPV: March 25-27, 2013, Hamelin, Germany
Kerfless wafering for silicon wafers by using a reusable
metal layer
Stephan Schoenfeldera,*, Otwin Breitensteinb, Sven Risslandb, Remo De Donnoa
and Joerg Bagdahna,c
aFraunhofer Center for Silicon Photovoltaics CSP, Walter-Huelse-Str. 1, 06120 Halle, Germany
bMax Planck Institute of  Microstructure Physics, Weinberg 2, 06120 Halle, Germany
cAnhalt University of Applied Science, Bernburger Str. 55, 06366 Köthen, Germany
Abstract
In literature different methods can be found to cleave silicon wafers or chips from the silicon block. These techniques
are interesting for cost effective PV production, since they are kerf-less and material consumption for one wafer is at
a minimum. In this paper a new method is proposed, which is based on mechanical loads in a layer system of silicon,
glueing material, and a re-usable metal stripe. In its final stage, this method does not need to heat up and cool down 
the whole silicon crystal for each spalling cycle and thus may be considerably more time and energy efficient than 
previous thermal spalling methods. First experiments were successfully performed to thermally cleave (10x10) mm²
silicon chips. By using analytical and numerical models, more insight in the fracture mechanical process was given
and important material and geometry parameters were identified in order to optimize the process.
© 2013 The Authors. Published by Elsevier Ltd.
Selection and/or peer-review under responsibility of the scientific committee of the SiliconPV 2013 
conference
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1. Introduction
In crystalline silicon photovoltaics the costs strongly depend on the material and manufacturing costs
up to the wafer substrate for cell processing [1]. With decreasing prices for poly-silicon the crystallization 
costs can be reduced. But also in multi-wire wafering new technologies, as the diamond wire sawing, are
assumed to reduce the manufacturing costs drastically by higher throughput and cutting thinner wafers
[2]. In order to further decrease material consumption, new kerf-less wafering technologies have been 
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developed, which can be applied after crystallization [3-7]. Besides [4], which is similar to the Smart-
Cut® process in microelectronics [5], most of the techniques are based on the findings of Suo and 
Hutchinson [8] using the stress field in a brittle substrate beneath a thin layer of a different material. By 
using layer materials with according properties, residual stresses can be induced in the layer system and a 
crack propagates in the brittle substrate parallel to the interface due to the criteria KII = 0 and KI = KIc, 
where K is the stress intensity factor of different loading conditions I, II, and III [9]. The distance of the 
crack to the interface, i.e. the thickness of the final substrate, depends on material properties and 
geometry of the layer system. 
Often, thin layers of metal in combination with a temperature process are used for the cleavage on 
silicon substrates. Though, if it is necessary that the metal layer is removed after the cleaving process, 
subsequent process steps are needed. Thus, it would be interesting to fix the metal layer on silicon by 
using another material, which can be easily detached from the silicon wafer after cleavage and can be re-
used again. Therefore -  [10]. This technique 
covers the possibility to glue a metal layer on a silicon block and introduce a mechanical load to cleave a 
silicon wafer from the block (see Fig. 1). This paper presents the Glue-Cleave process by using a silicon 
block, solder glass as glue and an Invar steel stripe. Furthermore, numerical investigations were 
performed to investigate the fracture mechanics, considering different possible material systems for this 
process. 
2. Material and methods 
2.1. Experimental setup and samples 
In Fig. 1 the principle of Glue-Cleave, as well as the experimental setup, is shown. For the 
experiments, a monocrystalline silicon block of (10x10x10) mm³ with a {111} orientation on the top 
surface was used. Solder glass was chosen in order to investigate the use of a possible glueing and 
removable layer between silicon and the metal layer. In this analysis solder glass powder (type SCHOTT 
G018-223 K3) was molten on a metal stripe (Invar steel) by heating the metal by electricity using a high 
current transformer. The solder glass melts approximately at 400°C, while the glass transition point is in 
the range of 325°C. Invar steel was used as metal stripe (thickness of 300μm), because of lower CTE 
 metal stripe was heated up until 
the solder glass became liquid. Then the silicon block was put on the liquid glass on the metal stripe. 
After cooling down to room temperature, it was supposed to extract a silicon layer by an external force at 
the metal layer. However, due to the temperature-induced stress in the silicon-metal sandwich the 
cleavage occurred spontaneously during cooling down. After cleavage and reheating, the solder glass 
became liquid again and the chip could be detached from the metal stripe. 
 
Fig. 1. Principle of Glue-Cleave and experimental setup. 
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3. Modeling 
The modeling of the mechanical system was performed analytically, using equations of Suo and 
Hutchinson [8], as well as numerically. For numerical modeling, the layer system of metal, glue and 
silicon block the Finite-Element-Method (FEM) was used. In Fig. 2 the 2-dimensional FE model is 
shown, which was used for numerical analysis within the Ansys FE code. Higher order 2-dimensional 
plane elements were used considering plane strain conditions, which represents a center cross section of 
the block.  The boundary conditions were fixed in x and y direction on one side of the metal stripe and 
fixed in y direction on the other side of the stripe. Thus, the metal stripe can deform easily and it is close 
to the conditions in the experimental fixture (cf. Fig. 1). The crack was modeled as a line of a defined 
length with unconnected elements. Crack tip elements were used at the crack tip to consider the 
asymptotic stress field and calculate the stress intensity factors KI and KII. Using the stress intensity 
factors, the energy release rate can be calculated for plane strain as [9] 
 (1) 
The criteria for crack growth, KI = KIc and/or G = Gc, requires material values for KIc and Gc. For silicon 
the values KIc =0.83 MPa m and Gc =3.83 J/m  for the {111} plane [11] were used in this analysis. 
The load was applied by thermal uniform temperature difference of T = 300K. Deformation and 
stresses are induced due to different thermal and mechanical properties of the layers. The material 
constants of the different materials used in this analysis are summarized in Table 1. All materials were 
considered as linear elastic isotropic materials. 
 
Fig. 2. FE model of silicon block, solder glass and metal layer (stripe) with geometric parameters and boundary conditions. 
Table 1. Material constants used for analytical and numerical analyses (E     coefficient 
of thermal expansion). 
Material E 
[GPa] [-] 
CTE 
[10-6/K] 
 Material E 
[GPa] [-] 
CTE 
[10-6/K] 
Silicon (isotropic) 168 0.28 2.616  Steel 200 0.29 12.6 
Solder Glass 70 0.25 3.0  Copper 110 0.343 16.4 
Invar (sort of steel) 148 0.3 4.8  Ceramic (Al2O3) 300 0.25 5.0 
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4. Results 
4.1. Experimental results 
After performing different experiments, as described in section 2, one could mostly observe the clear 
thermo-mechanically induced cleavage of a chip from the small silicon block as shown in Fig. 3. 
Actually, for enabling a well-controlled and fast spalling process, it was hoped that the silicon material 
would not spall spontaneously and the wafer could be spalled after cooling down by mechanical loading. 
However, while cooling, stresses were induced in the silicon block, which lead to spontaneous cleavage 
of a (10 x 10 x 0.2) mm³ chip during cooling to room temperature. The thicknesses of the chips were in 
the range of 200 μm. The fracture surface is mirror like, but the chip thickness is not homogeneous, as 
can be seen in Fig. 3a. The surface is produced by one propagating crack, which ran fairly straight 
through the material. In this setup the layer thickness of the solder glass was not optimized, which could 
also affect the thickness variation of the chips. For better understanding, and later hopefully preventing 
this spontaneous thermal spalling process, numerical investigations of the thermal spalling process on this 
silicon-glue-metal system were performed. 
 
(a)  (b)  
Fig. 3. Cleaved silicon chip after performing Glue-Cleave experiment: (a) cleaved block with fixed silicon chip on solder glass and 
metal stripe, (b) removed silicon chip after reheating. 
4.2. Modeling results 
The simulations performed by the FE model introduced in section 3 were concentrated on a final wafer 
thickness of 180 μm. As an example, the displacement in y direction is shown in Fig. 4 for different crack 
length simulations. In Fig. 5 detailed results for the energy release rate and the stress intensity factors are 
shown for different materials. As it can be seen, steel and copper as layer material show the highest 
energy release rate, which can be two orders of magnitude larger than the critical value for silicon. If the 
crack is nearly as long as the block length, the energy release rate is decreasing strongly, since the elastic 
energy is very small in the system close before the full separation. For Invar and the ceramic material, the 
energy release rate is also much higher than Gc. Thus, crack propagation will occur. Though, for long 
cracks the energy release rate early drops below the critical value at 80-90% of the block length. That 
could cause uncleaved wafers on the block. Nevertheless, a lower stored energy could be appropriate for 
smooth crack planes.  
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(a)     (b) 
Fig. 4. Results of displacement in y direction after different length of crack propagation: (a) 0.2mm, (b) 7mm (thickness of metal 
layer: 300μm). 
(a)     (b)  
Fig. 5. Results of (a) stress energy release rate, (b) stress intensity factors for different materials and crack lengths (red line indicates 
critical values for silicon); thickness of metal layer: 300μm. 
The high KI values for all layer materials indicate that crack propagation is likely in the plane parallel to 
the interface. The relative value of KII would be important to quantify the probability of kinking cracks. 
Interestingly, copper seems to have a much better ratio of KI /KII than steel for a similar energy release 
rate. That would mean that the crack in silicon will rather propagate in one plane when using a copper 
layer compared to a steel layer. 
Besides different layer materials, one could also change the thickness of the metal or ceramic layer, 
which is glued on the silicon block by the solder glass. In Fig. 6 the results for the energy release rate and 
the stress intensity factors are shown for different layer thicknesses of Invar steel, as used in the 
experiment. With increasing layer thickness, the energy release rate is also increasing, while the curves 
are not changing qualitatively. The values drop below Gc at nearly the same position in the silicon block. 
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In comparison, the stress intensity factors show a similar behavior with increasing values for thicker 
layers. Though, the KII values also increases and the ratios of KI /KII decreases for thicker layers, which 
could lead to a higher probability of kinking cracks for thicker layers. In correlation to the experiment, 
which is represented by G300um in Fig. 6, one can see that the system had enough energy for spontaneous 
spallation as seen in the experiment. Despite the use of solder glass with low melting temperature and 
Invar steel with smaller CTE, the silicon chip was cleaved by thermal induced stresses. 
 
(a)     (b)  
Fig. 6. Results of (a) stress energy release rate, (b) stress intensity factors for different layer thickness of Invar metal layer (200-
500μm) and crack lengths (red line indicates critical values for silicon). 
Evaluating the equations following [8], which is not shown in this paper, one derives that the CTE has 
Thus, it is preferable to choose materials with low CTE mismatch, if spontaneous thermal spallation 
wants to be avoided, e.g., for controlled fast cleavage by external forces. If there is a large CTE 
mismatch, the stored energy for crack growth is large and the crack could branch and kink out or jump 
between cleavage planes, which would result in inhomogeneous thickness profiles. In conclusion, 
material properties and the geometry of the layer system with a glue component are important parameters 
to understand the crack propagation. With analytical and numerical models the cleavage process can be 
analyzed and optimized. 
5. Discussion 
In this paper first principle experiments were performed for the Glue-Cleave process. The experiments 
showed interesting results on small scale (10x10) mm² and proof that spallation with a glueing and 
removable interface can work. The advantage of a melt glue would be that one can detach metal and 
silicon easily after the cleavage process by simply heating the sandwich, while the remaining glue at the 
metal stripe could even be re-used. Most importantly, if the wafer is cleaved by external mechanical load 
via the metal stripe, large temperature variations are not necessary. Thus, for glueing the metal stripe to 
the bulk crystal not the whole crystal has to be heated up, but local heating may be sufficient. This means 
that, for this originally intended procedure with mechanical spalling, the bulk crystal may stay at an 
essentially constant temperature and needs not be heated up and cooled down with its whole volume for 
each single spalling cycle, as it is necessary for most other previous thermal spalling methods. This may 
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considerably speed up the spalling process and save heating and cooling energy. In addition, small 
induced thermal stresses may even support the spalling procedure. Further numerical simulations 
considering both external forces and thermal induced stresses have confirmed the beneficial effect of 
external mechanical load on fracture parameters. 
Obviously, if solder glass is used as a melt glue, even the use of Invar steel with lower CTE is not 
sufficient to prevent spontaneous thermal spalling. Besides solder glass, also other materials (e.g. 
polymers) could be used for the glueing interface. The requirements would be a good fixture for metal 
and silicon. It was shown by Martini et al. [12] that the fixture of epoxy is good enough to enable thermal 
spalling of silicon. 
Based on simulation models the thermal spalling process was analyzed in more detail. In static 
simulation analysis it was shown for the experimental data that the crack tends to stop 20% before 
reaching the end of the silicon block. In experiments this was not observed. Since the process is highly 
dynamic, also dynamic crack growth mechanisms need to be considered, which could force further crack 
propagation. Besides dynamic aspects, also the 3-dimensional crack front should be considered to 
quantify the crack propagation more precisely. Furthermore, considering the ratios KI /KII with respect to 
the anisotropic cleavage behavior of silicon could give even more insight. Nevertheless, the used 
simulation models are able to qualify the cleavage process and identify important material, geometry and 
process parameters. Based on this information material systems could be defined, which either reduce the 
thermally induced stress in silicon to a minimum or which are able to induce stress close to the critical 
values of G and K for silicon, but always stay smaller in order to prevent spontaneous cleavage. Together 
with small mechanical forces this combination could be used to initiate controlled cleavage. 
6. Conclusions 
Different methods may be found in literature to cleave silicon wafers or chips from the silicon block. 
These techniques are interesting for cost effective PV production, since they are kerf-less and material 
consumption for one wafer is at a minimum. Most of these methods are based on thermal stress between 
the silicon and an attached layer, which is usually not re-usable. In this paper a new method is proposed, 
which is based on mechanically introduced loads on a layer system of silicon, glueing material, and a re-
usable metal stripe. In a first experiment solder glass was used as a glue and Invar steel as the metal. For 
this system spontaneous thermal spalling appeared. Since the first experiments were successfully 
performed to cleave (10x10) mm² silicon chips, this method seems to be a promising technique to cleave 
silicon wafers and to easily remove the required metal layer. Until now, only the spontaneous thermal 
spalling process in this system was modeled. Further modeling will be carried out for mechanically 
induced spalling. The FE models showed that they can be used for detailed fracture mechanical analysis 
and investigations of important material and geometry parameters in order to optimize the process. 
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